PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademak Office: U.B. DEPARTMENT OF COMMERCE
On of Information unless it contains a wait OMB control number.

Substitute for form 1449A/PTO	Complete if Known			
	Application Number	Unknown		
(Use as many sheets as necessary)	Filing Date	Even Date Herewith		
Attorney Do	First Named Inventor	Rumynin, Dmitriy		
	Group Art Unit	Unknown		
NFORMATION DISCLOSURE STATEMENT BY APPLICANT Use as many sheets as necessary) Filing Date First Named Invent Group Art Unit Examiner Name	Examiner Name	Unknown		
Sheet 1 of 1	Attorney Docket No: 1	365.066US1		

		US P	ATENT DOCUMENT	S		
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
TM	US- 2001/0010051	07/26/2001	Oberman, Stuart, et al.	708	502	02/12/2001
TM	US-5,943,250	08/24/1999	Kim, Chang S., et al.	364	757	10/21/1996
TM	US-6,035,318	03/07/2000	Abdallah, Mohammad , et al.	708	628	03/31/1998
TM	US-6,223,198	04/24/2001	Oberman, Stuart, et al.	708	620	08/14/1998
TM	ŲS-6,353,843	03/05/2002	Chehrazi, Farzad, et al.	708	631	10/08/1999

		FOREIGN PATENT	DOCUMENTS			
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
TM		FLYNN, M, et al., "Advanced Computer Arithmatic Design", <u>John Wiley & Sons</u> 2001, (2001),46-59	

PTO/SB/084(10-01 Approved for use through 10/31/2002, OMB 651-003 Patent & Tradement Office U.S. DEPARTMENT OF CONNERCE

Substitute of form 1449A/PTO
INFORMATION DISCLOSURE
STATEMENT BY APPLICANT

Complete if Known

Application Number

Filing Date

First Named Inventor

Group Art Unit

Examiner Name

Unknown

Attorney Docket No: 1365.066US1

		US PATE	INT DOCUMENTS			
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
TM	US-2003/0120694A1	06/26/2003	Qi, Jieming	708	628	12/20/2001

		FOREIGN PATEN	DOCUMENTS			
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the Item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
TM		"Great Britian Search Report Application No. 0405653.7", Search Report under Section 17, 3 pages.	

Substitute for form 1449APTO
INFORMATION DISCLOSURE
STATEMENT BY APPLICANT
(Use as many sheets as necessary P E

SEP 1 2 2005

Sheet 1 of 1

Complete if Known

Application Number 10/774,363

Filing Date February 6, 2004

First Named Inventor Rumynin, Dmitriy

Group Art Unit 2124

Examiner Name Unknown

Attorney Docket No: 1365.066US1

	US PATENT DOCUMENTS							
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate				
TM	US-2004/0153490A1	08/05/2004	Talwar, S., et al.	11/14/2003				
TM	US-5,701,504	12/23/1997	Timko, M. A.	12/28/1994				

		FOREIGN PATENT	DOCUMENTS	
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	T ²
TM	GB-2263002	07/07/1993	Poon, J. T.	

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
TM		NICHOLSON, J. O., "Parallel-Carry Adders Listing Two-Bit Covers", <u>IBM</u> Technical Disclosure Bulletin, 22(11), (April, 1980), 5036-5037	
TM	,	ONG, S., et al., "A Comparision of ALU Structures for VLSI Technology", Proceedings, 6th Symposium on Computer Arithmetic (IEEE), (1983), 10-16	
TM		SCHMOOKLER, M. S., et al., "Group-Carry Generator", <u>IBM Technical</u> <u>Disclosure Bulletin, 6(1),</u> (June, 1963), 77-78	
TM		WEINBERGER, A., "Extension of the Size of Group Carry Signals", IBM Technical Disclosure Bulletin, 22(4), (September, 1979), 1548-1550	
TM		WEINBERGER, A., "Improved Carry-Look-Ahead", IBM Technical Disclosure Bulletin, 21(6), (November, 1978), 2460-2461	

PTO/SB084(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Palent & Tradement Office, U.S., OEPARTURY OF COMMERCE
or the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE 10/774,363 **Application Number** STATEMENT BY APPLICANTP February 6, 2004 Filing Date (Use as many sheets as necessary) Rumynin, Dmitriy **First Named Inventor** AUS 1 8 2004 2124 **Group Art Unit** Unknown **Examiner Name** 4 Diguest Attorney Docket No: 1365.066US1 Sheet 1 of 4

		US PA	ATENT DOCUMENT	S		
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
TM	US- 2002/0026465	02/28/2002	Rumynin, D, et al.	708	210	01/25/2001
1	US- 2002/0078110	06/20/2002	Rumynin, D, et al.	708	210	07/27/2001
	US-3,634,658	01/11/1972	Brown, Richard	235	92LG	03/19/1970
	US-3,757,098	09/04/1973	Wright, Carl	235	175	05/12/1972
	US-4,399,517	08/16/1983	Niehaus, Jeffrey A., et al.	364 ⁻	784	03/19/1981
	US-4,463,344	07/31/1984	Adler, R., et al.	340	347 DD	12/31/1981
	US-4,596,256	06/24/1986	Ascher, Gilles, et al.	128	710	01/26/1984
	US-4,607,176	08/19/1986	Burrows, James, et al.	307	449	08/22/1984
$\neg \vdash$	US-4,993,421	02/19/1991	Thornton, William	128	670	07/20/1990
	US-5,095,457	03/10/1992	Ho-sun Jeong,	364	758	02/01/1990
	US-5,175,862	12/29/1992	Phelps, Andrew, et al.	395	800	06/11/1990
	US-5,187,679	02/16/1993	Vassiliadis, Stamatis , et al.	364	786	06/05/1991
_	US-5,325,320	06/28/1994	Chiu, Chiao-Er A.	364	760	05/01/1992
	US-5,343,417	08/30/1994	Flora, Laurence P.	364	758	11/20/1992
	US-5,363,099	11/08/1994	Allen, J.	341	107	10/04/1993
	US-5,475,388	12/12/1995	Gormish, M., et al.	341	107	10/22/1993
	US-5,497,342	03/05/1996	Mou, ZJ., et al.	364	786	11/09/1994
	US-5,524,082	06/04/1996	Horstmann, P., et al.	364	489	06/28/1991
	US-5,712,792	01/27/1998	Yamashita, Shunzo, et al.	364	489	04/17/1996
	US-5,964,827	10/12/1999	Ngo, H. C., et al.	708	710	11/17/1997
	US-5,995,029	11/30/1999	Ryu, Myung	341	101	10/29/1997
	US-6,023,566	02/08/2000	Belkhale, K., et al.	395	500.03	04/14/1997
Ī	US-6,173,414	01/09/2001	Zumkehr, J. , et al.	714	6	05/12/1998
	US-6,175,852	01/16/2001	Dhong, S. H., et al.	708	712	07/13/1998
	US-6,269,386	07/31/2001	Siers, S. E., et al.	708	710	10/14/1998
	US-6,490,608	12/03/2002	Zhu, Jay	708	626	12/09/1999
	US-D341,423	11/16/1993	Bible, C	D24	167	02/14/1991
	US-D377,983	02/11/1997	Sabri, M , et al.	D24	167	09/13/1995
	US-D407,159	03/23/1999	Roberg, Anne-Marie	D24	167	04/30/1998
				<u> </u>		

DATE CONSIDERED EXAMINER /Tan Mai/

01/17/2007

PTG/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Tradement Ottor, U.S. DEPARTACHY OF COMMERCE
Under the Paperwork Raduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE **Application Number** 10/774,363 STATEMENT BY APPLICANT February 6, 2004 **Filing Date** (Use as many sheets as necessary) Rumynin, Dmitriy **First Named Inventor Group Art Unit** 2124 Unknown **Examiner Name** Attorney Docket No: 1365.066US1 Sheet 2 of 4

Evaminas	Foreign Document No.	FOREIGN PATEN	Name of Patentee or Applicant of	T	I	
Examiner Foreign Document No Initials*		Publication Date	cited Document	Class	Subclass	T²
TM	EP-0168650 A2	01/22/1986	Darringer, J., et al.	G06F	15/60	
	EP-0309292 A2	03/29/1989	Nishiyama, T., et al.	G06F	15/60	
	EP-0442356 A2	08/21/1991	Chang, Yen C.			L
	EP-0741354 A2	11/06/1996	Ichikawa, Takeshi	G06F	7/50	
	FR-2475250	08/07/1981	Houdard, Jean-Pierre, et	606F	7/38	
	With English Abstract	00/07/1901	al	0001	1130	
	GB-2016181	09/19/1979	Gajski, Daniel , et al.	606F_	7/39	
	GB-2062310	05/20/1981	Ohhashi, Masahide, et al.	606F	7/52	
	GB-2365636	02/20/2002	Rumynin, D, et al.	G06F	7/60	
	GB-2365637	02/20/2002	Dmitriy, R	G06F	7/60	
1/	WO-99/22292	05/06/1999	Verbauwhede, Ingrid	G06F	7/52	
V	WO-02/12995	02/14/2002	Meulemans, P	G06F	7/00	

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
TM		BEDRIJ, O. J., "Carry-Select Adder", IRE Trans., EC-11, (June 1962),340-346	
		BOOTH, ANDREW, "A Signed Binary Multiplication Technique", Oxford	
		University Press, Reprinted from Q.J. Mech. Appl. Math. 4:236-240,(1951),Pgs. 100-104	
		CHAKRABORTY, S., et al., "Synthesis of Symmetric Functions for Path-Delay	
] [Fault Testability", 12th International Conference on VLSI Design, (1999),pp. 512-	j
		517	
		DADDA, L., "On Parallel Digital Multipliers", Associazione Elettrontecnia ed	
		Elettronica Italiana, Reprinted from Alta Freq. 45:574-580, (1976),pp. 126-132	
		DADDA, L., "Some Schemes For Parallel Multipliers", Assocciazione	
		Elettrotenica ed Elettronica Italiana, Reprinted from Alta Freq. 34:349-	
		356,(1965),Pgs. 118-125	<u> </u>
		DE MICHELI, G., et al., "Optimal State Assignment for Finite State Machines",	
	16	<u>IEEE Transactions on Computer-Aided Design, Vol. CAD-4 (3)</u> , (July 1985),pp. 269-285	
		DEBNATH, D., "Minimization of AND-OR-EXOR Three-Level Networks with	
		AND Gate Sharing", <u>IEICE Trans. Inf. & Syst., E80-D, 10,</u> (1997),pp. 1001-1008	
		DRECHSLER, R., et al., "Sympathy: Fast Exact Minimization of Fixed Polarity	
		Reed-Muller Expressions for Symmetric Functions", IEEE ED&TC 1995,	
		Proceedings European Design and Test Conference, (March 6-9, 1995),91-97	
\/		FLEISHER, H, "Combinatorial Techniques for Performing Arithmetic and	
W		Logical Operations", IBM Research Center, RC-289, Research Report, (July 18,	
		1960),22 pages	L

EXAMINER

/Tan Mai/

DATE CONSIDERED

01/17/2007

PTO/SB/08A(10-01)
Approved for use through 1031/2022, OMB 651-0031
US Patent & Trademan Otton: US. 0EPARTMENT OF COMMERCE
on of information unless is contains a valid OMB control number.

Substitute for form 1449A/PTO	Under the Peperwork Reduction Act of 1940, no persons are required to respond to a conscious or externation or externation or resonance of the constitution of the con		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/774,363	
(Use as many sheets as necessary)	Filing Date	February 6, 2004	
	First Named Inventor	Rumynin, Dmitriy	
	Group Art Unit	2124	
	Examiner Name	Unknown	
Sheet 3 of 4	Attorney Docket No: 1365.066US1		

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
TM		FOSTER, CAXTON, et al., "Counting Responders in an Associative Memory",	
1M		The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with	i
		permission, from IEEE Trans. Comput. C-20:1580-1583,(1971),Pgs. 86-89	
		GOTO, et al., "A 54 x 54-b Regularly Structured Tree Multiplier", IEEE Journal of	1
		Solid-State Circuits, Vol 27, No. 9, (Sept. 1992),1229-1236	
		HEKSTRA, et al., "A Fast Parallel Multiplier Architecture", IEEE International	
		Symposium on Circuits and Systems; Institute of Electrical and Electronic	
		Engineers, c1977-c1996, 20v. :ill. :28cm, (1992),2128-2131	
		HO, I., et al., "Multiple Addition by Residue Threshold Functions and Their	}
		Representation By Array Logic", The Institute of Electrical and Electronics	. '
		Engineers, Inc., Reprinted, with permission from IEEE Trans. Comput. C-22:	1
		762-767, (1973),pp. 80-85	
		JONES, JR., ROBERT, et al., "Parallel Counter Implementation", Conf. Rec.	ļ
		26th Asilomar Conf. Signals, Systems & Computers, 1, (1992),pp. 381-385	
		KNOWLES, S., "A Family of Adders", Proc. 14th IEEE Symp. on Computer	
		Arithmetic, (1999),30-34	į .
		KOC, C, "High-Speed RSA Implementation", available at	
		ftp://ftp.rsasecurity.com/pub/pdfs/tr201.pdf., Version 2.0,(November, 1994),73	
		pages	
		KOC, C, "RSA Hardware Implementation", available at	
		ftp://ftp.rsasecurity.com/pub/pdfs/tr801.pdf., Version 1.0, (August, 1995), 30 pages	
		KOGGE, P. M., et al., "A Parallel Algorithm for the Efficient Solution of a General	
		Class of Recurrence Equations", IEEE Trans. Computers, Vol. C-22, No. 8,	!
		(Aug. 1973),786-793	
		LADNER, RICHARD E., et al., "Parallel Prefix Computation", Journal of ACM,	
		Vol. 27, No. 4, (Oct. 1980),831-838	1
		LING, HUEY, "High-Speed Binary Adder", IBM Journal of Research and	
		Development, Vol. 25, No. 3, (1981), 156-166	ļ
		MONTEIRO, J., et al., "Bitwise Encoding of Finite State Machines", Proceedings	
		of the 7th International Conference on VLSI Design, (Jan. 1994),pp. 379-382	
		NIENHAUS, H., "Efficient Multiplexer Realizations of Symmetric Functions",	
		<u>IEEE,</u> (1981),pp. 522-525	
		OKLOBDZIJA, V G., et al., "Improving multiplier design by using improved	
		column compression tree and optimized final adder in CMOS technology", IEEE	
		transactions on Very Large Scale Integration (VLSI) Systems, IEEE, Inc, New	
		York, vol. 3, no. 2,(1995),292-301	
		SKLANSKY, J., "Conditional-Sum Addition Logic", IRE Trans., EC-9, (June	
\ \		1960),226-231	
V		SWARTZLANDER JR., E E., "Parallel Counters", IEEE Transactions on	
		Computers, C-22(11), (November 1973),1021-1024	
	·		

EXAMINER

/Tan Mai/

DATE CONSIDERED

01/17/2007

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Paiser & Tradement Office: U.S. DEPARTMENT OF COMMERCE
and information unless it contains a visid OMB control rundwo

Substitute for form 1449A/PTO	Under the Paperwork Reduction Act of 1990, he persons are required to respond to a consciout of statement are secured as a con		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/774,363	
(Use as many sheets as necessary)	Filing Date	February 6, 2004	
	First Named Inventor	Rumynin, Dmitriy	
	Group Art Unit	2124	
	Examiner Name	Unknown	
Sheet 4 of 4	Attorney Docket No: 1365.066US1		

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
TM		VASSILIADIS, S., et al., "7/2 Counters and Multiplication with Threshold Logic", IEEE, (1997),pp. 192-196	
TM		VILLA, TIZIANO, et al., "NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation", IEEE Transactions on Computer-Aided Design, Vol. 9, No. 9, (September 1990), 905-924	
TM		WALLACE, C., "A Suggestion for a Fast Multiplier", <u>IEEE Transactions on</u> <u>Electronic Computers</u> , Vol. EC-13,(1964),pp. 14-17	
TM		WEINBERGER, A., et al., "A Logic for High-Speed Addition", Nat. Bur. Stand. Circ., 591, (1958),3-12	ļ
TM		ZURAS, D, et al., "Balanced delay trees and combinatorial division in VLSI", <u>IEEE Journal of Solid State Circuits, SC-21, IEEE Inc.</u> , New York, Vol. SC-21, no. 5,(1986),814-819	